

Fig. 4-1 Block Diagram of Combinational Circuit




Fig. 4-2 Logic Diagram for Analysis Example







Fig. 4-3 Maps for BCD to Excess-3 Code Converter






Fig. 4-4 Logic Diagram for BCD to Excess-3 Code Converter




(a) $S = xy' + x'y$
 $C = xy$




(b) $S = x \oplus y$
 $C = xy$

Fig. 4-5 Implementation of Half-Adder



$$S = x'y'z + x'yz' + xy'z' + xyz$$



$$S = xy + xz + yz$$

$$= xy + xy'z + x'yz$$

Fig. 4-6 Maps for Full Adder




Fig. 4-7 Implementation of Full Adder in Sum of Products




Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate




Fig. 4-9 4-Bit Adder




Fig. 4-10 Full Adder with P and G Shown




Fig. 4-11 Logic Diagram of Carry Lookahead Generator




Fig. 4-12 4-Bit Adder with Carry Lookahead




Fig. 4-13 4-Bit Adder Subtractor




Fig. 4-14 Block Diagram of a BCD Adder

		B_1	B_0
	A_1		
		A_0B_1	A_0B_0
	A_1B_1	A_1B_0	
C_3	C_2	C_1	C_0




Fig. 4-15 2-Bit by 2-Bit Binary Multiplier




Fig. 4-16 4-Bit by 3-Bit Binary Multiplier




Fig. 4-17 4-Bit Magnitude Comparator





Fig. 4-18 3-to-8-Line Decoder



(a) Logic diagram

E	A	B	D_0	D_1	D_2	D_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(b) Truth table

Fig. 4-19 2-to-4-Line Decoder with Enable Input




Fig. 4-20 4 × 16 Decoder Constructed with Two 3 × 8 Decoders




Fig. 4-21 Implementation of a Full Adder with a Decoder





Fig. 4-22 Maps for a Priority Encoder






Fig. 4-23 4-Input Priority Encoder




(a) Logic diagram



(b) Block diagram

Fig. 4-24 2-to-1-Line Multiplexer



(a) Logic diagram

s_1	s_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

(b) Function table





Fig. 4-26 Quadruple 2-to-1-Line Multiplexer

x	y	z	F	
0	0	0	0	$F = z$
0	0	1	1	
0	1	0	1	$F = z'$
0	1	1	0	
1	0	0	0	$F = 0$
1	0	1	0	
1	1	0	1	$F = 1$
1	1	1	1	

(a) Truth table



(b) Multiplexer implementation

Fig. 4-27 Implementing a Boolean Function with a Multiplexer

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>F</i>	
0	0	0	0	0	
0	0	0	1	1	$F = D$
0	0	1	0	0	$F = D$
0	0	1	1	1	
0	1	0	0	1	$F = D'$
0	1	0	1	0	
0	1	1	0	0	$F = 0$
0	1	1	1	0	$F = 0$
1	0	0	0	0	$F = 0$
1	0	0	1	0	
1	0	1	0	0	
1	0	1	1	1	$F = D$
1	1	0	0	1	$F = 1$
1	1	0	1	1	
1	1	1	0	1	$F = 1$
1	1	1	1	1	$F = 1$




Fig. 4-28 Implementing a 4-Input Function with a Multiplexer




Fig. 4-29 Graphic Symbol for a Three-State Buffer







Fig. 4-30 Multiplexers with Three-State Gates




bufif1



bufif0



notif1



notif0

Fig. 4-31 Three-State Gates




Fig. 4-32 2-to-1-Line Multiplexer with Three-State Buffers

Stimulus module

Design module




Fig. 4-33 Stimulus and Design Modules Interaction




Fig. P4-1





Fig. P4-2



(a) Segment designation



(b) Numerical designation for display

Fig. P4-9




Fig. P4-17 First Stage of a Parallel Adder